抄録
In this paper, we present a novel image sensor on which image signal can be compressed. Since image signal is compressed on an imager plane by making use of parallel nature of image signals, the amount of signal read out from the imager can be significantly reduced. Thus, the proposed sensor can be potentially applied to high pixel rate cameras and processing systems which require very high speed imaging and very high resolution real time imaging; the very high bandwidth is the fundamental limitation for feasibility of those high pixel rate sensors and processing systems. Analog circuits have been designed both for processing in each pixel and for controlling entire data rate. A first prototype of a VLSI chip has been fabricated. Some results of the examination are shown in this paper.
本文言語 | English |
---|---|
ページ | 14-20 |
ページ数 | 7 |
出版ステータス | Published - 1995 |
イベント | Proceedings of the Conference on Computer Architectures for Machine Perception, CAMP'95. - Como, Italy 継続期間: 18 9月 1995 → 20 9月 1995 |
Conference
Conference | Proceedings of the Conference on Computer Architectures for Machine Perception, CAMP'95. |
---|---|
City | Como, Italy |
Period | 18/09/95 → 20/09/95 |