Efficient Implementation of Parallel Annealing Method with Heisenberg Model

Kazuma Kanai, Takayuki Kawahara

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Annealing processors that can quickly solve combinatorial optimization problems (COPs) are attracting attention. They solve COPs by converting them into spin-spin interactions and external fields of the Ising model. Annealing processors that use fully-coupled spin coupling can solve a wide range of COPs. However, it is difficult to execute parallel annealing in fully-coupled spin coupling because one spin is updated by referring to all the other spins. In this paper, we proposed multi-state pseudo annealing (MSPA), which is an annealing method for changing the spin value from a conventional binary to a multi state that takes into account intermediate states. In a software validation, we solved the Maxcut problem and the traveling salesman problem and confirmed that the proposed method improves the solution quality in parallel annealing compared with simulated annealing and pseudo annealing. In addition, we implemented MSPA on a field-programmable gate array as a 1024 -spin 16 -parallel system using a scalable structure. With the proposed system, we solved the Max-cut problem and confirmed that it achieves a 9.40 times faster solving speed and yields a 1% larger Max-cut value compared with the conventional parallelized annealing processors.

Original languageEnglish
Title of host publicationAPCCAS and PrimeAsia 2024 - 2024 IEEE 20th Asia Pacific Conference on Circuits and Systems and IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics Electronics, Proceeding
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages55-59
Number of pages5
ISBN (Electronic)9798350378771
DOIs
Publication statusPublished - 2024
Event20th IEEE Asia Pacific Conference on Circuits and Systems and IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics Electronics, APCCAS and PrimeAsia 2024 - Taipei, Taiwan, Province of China
Duration: 7 Nov 20249 Nov 2024

Publication series

NameAPCCAS and PrimeAsia 2024 - 2024 IEEE 20th Asia Pacific Conference on Circuits and Systems and IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics Electronics, Proceeding

Conference

Conference20th IEEE Asia Pacific Conference on Circuits and Systems and IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics Electronics, APCCAS and PrimeAsia 2024
Country/TerritoryTaiwan, Province of China
CityTaipei
Period7/11/249/11/24

Keywords

  • Heisenberg Model
  • Multi-state Spin
  • Parallel Annealing
  • Pseudo Annealing
  • Scalable

Fingerprint

Dive into the research topics of 'Efficient Implementation of Parallel Annealing Method with Heisenberg Model'. Together they form a unique fingerprint.

Cite this